

09/889260  
JC18 Rec'd PCT/PTO 13 JUL 2001

#6/A

P. By  
3/8/02

)  
)  
)  
)  
)  
)  
)  
)  
)  
)  
)

)  
)  
)  
)  
)  
)  
)  
)  
)  
)  
)

)  
)  
)  
)  
)  
)  
)  
)  
)  
)  
)

)  
)  
)  
)  
)  
)  
)  
)  
)  
)  
)

)  
)  
)  
)  
)  
)  
)  
)  
)  
)  
)

**SECRET**

Sir:

**In the Claims:**

1. (amended) An electronic phase-locked loop for jitter-attenuated clock multiplication, in particular as part of an integrated circuit for integrated services communications networks, data communication or networks in which the frequency of a controllable oscillator is set in such a way that it corresponds to a reference frequency, the output signal of the oscillator being compared with the reference frequency in a digital phase detector, and the output signal of the digital phase detector setting the frequency of the oscillator via a digital regulated system, wherein the digital phase-locked loop is connected up to an additional analog phase detector and a lock detection for activation.

A